エピソード

  • Q&A#10 RAM Parallelism

    Q&A#10 RAM Parallelism
    2019/05/18
    How I can parallelize a RAM in FPGA

    https://surf-vhdl.com/how-to-implement-a-multi-port-memory-on-fpga/


    Website
    https://surf-vhdl.com

    Telegram channel
    https://t.me/SurfVhdl

    You can contact me
    mail: podcast@surf-vhdl.com

    Telegram:
    https://t.me/francesco_surfvhdl

    Teachable courses
    https://surf-vhdl.link/courses
    続きを読む 一部表示
    4 分
  • ep#22-Multiplier optimization

    ep#22-Multiplier optimization
    2019/05/13
    Learn how to optimize a multiplier in particular cases:

    For a technical analysis go to the post:

    https://surf-vhdl.link/OptimizationVhdl12b25


    Website
    https://surf-vhdl.com

    Telegram channel
    https://t.me/SurfVhdl

    You can contact me
    mail: podcast@surf-vhdl.com

    Telegram:
    https://t.me/francesco_surfvhdl

    Teachable courses
    https://surf-vhdl.link/courses
    続きを読む 一部表示
    5 分
  • Ep#21-Serial-to-Parallel Parallel-to-Serial converter

    Ep#21-Serial-to-Parallel Parallel-to-Serial converter
    2019/04/28
    Link to the post:
    https://surf-vhdl.link/99990


    Website
    https://surf-vhdl.com

    Telegram channel
    https://t.me/SurfVhdl

    You can contact me
    mail: podcast@surf-vhdl.com

    Telegram:
    https://t.me/francesco_surfvhdl

    Teachable courses
    https://surf-vhdl.link/courses

    Music by Francis Preve - https://www.francispreve.com
    続きを読む 一部表示
    7 分
  • Q&A#09-I need a clock!

    Q&A#09-I need a clock!
    2019/04/23
    In this podcast we will understand how to connect a clock signal to our FPGA


    Website
    https://surf-vhdl.com

    Telegram channel
    https://t.me/SurfVhdl

    You can contact me
    mail: podcast@surf-vhdl.com

    Telegram:
    https://t.me/francesco_surfvhdl

    Teachable courses
    https://surf-vhdl.link/courses
    続きを読む 一部表示
    9 分
  • Q&A#08- What is the dithering

    Q&A#08- What is the dithering
    2019/04/10
    What is dithering?
    Where we can use this technique?

    Website
    https://surf-vhdl.com

    Telegram channel
    https://t.me/SurfVhdl

    You can contact me
    mail: podcast@surf-vhdl.com

    Telegram:
    https://t.me/francesco_surfvhdl

    Teachable courses
    https://surf-vhdl.link/courses

    Music by Francis Preve - https://www.francispreve.com
    続きを読む 一部表示
    5 分
  • ep#20-VHDL Generic

    ep#20-VHDL Generic
    2019/04/06
    VHDL Generic


    Website
    https://surf-vhdl.com

    Telegram channel
    https://t.me/SurfVhdl

    You can contact me
    mail: podcast@surf-vhdl.com

    Telegram:
    https://t.me/francesco_surfvhdl

    Teachable courses
    https://surf-vhdl.link/courses

    Music by Francis Preve - https://www.francispreve.com
    続きを読む 一部表示
    6 分
  • Ep#19-Iterative statement

    Ep#19-Iterative statement
    2019/03/22
    Even if the VHDL is not a software language, we can find a tyoica SW statement, the iterative statement. Let’s see how to use this

    https://t.me/SurfVhdl/92

    Website
    https://surf-vhdl.com

    Telegram channel
    https://t.me/SurfVhdl

    You can contact me
    mail: podcast@surf-vhdl.com

    Telegram:
    https://t.me/francesco_surfvhdl

    Teachable courses
    https://surf-vhdl.link/courses

    Music by Francis Preve - https://www.francispreve.com
    続きを読む 一部表示
    5 分
  • Ep#18-the conditional assignment in VHDL

    Ep#18-the conditional assignment in VHDL
    2019/03/18
    Let’s understand how to implement a conditional statement in VHDL
    image for the episode

    http://t.me/SurfVhdl/86


    Website
    https://surf-vhdl.com

    Telegram channel
    https://t.me/SurfVhdl

    You can contact me
    mail: podcast@surf-vhdl.com

    Telegram:
    https://t.me/francesco_surfvhdl

    Teachable courses
    https://surf-vhdl.link/courses

    Music by Francis Preve - https://www.francispreve.com
    続きを読む 一部表示
    7 分